Second of a two-course sequence in VLSI system design. Students implement and validate the chip projects specified in the first course, focusing on synthesis, place-and-route, IP integration, timing closure, and sign-off. Emphasis is placed on hands-on design work, debugging, and meeting tape-out requirements. The course culminates in a formal report and public oral presentation. Chips may be fabricated depending on funds available.
Grade distribution data hasn't been published for this course yet. Check back later as more terms become available.
University of California, Santa Cruz
Reviews, study tips, and grade data for CSE 127B at UCSC. Second of a two-course sequence in VLSI system design. Students implement and validate the chip…
The course page is taking longer to load. This summary is still available.
We could not load the full course details. This summary is still available.
Still loading. This can take a moment on a slow connection.
Loading My Class Grades